MOD 10 Synchronous Counter using T Flip-flop
This post is about how to design a MOD 10 Synchronous Counter or Decade Counter using T Flip-flop step by step.
MOD 10 Synchronous Counter using T Flip-flop
Step 1: Find the number of Flip-flops needed
The number of Flip-flops required can be determined by using the following equation:
M ≤ 2N
where, M is the MOD number and N is the number of required flip-flops.
Here, MOD number is equal to 10. i.e., M = 10
Therefore, 10 ≤ 2N
=> N = 4
Therefore, to design a MOD 10 or Decade Counter, 4 flip-flops will be required.
Step 2: Write the excitation table of the flip-flop
Excitation table of T flip-flop is:
QN |
QN+1 |
T |
0 |
0 |
0 |
0 |
1 |
1 |
1 |
0 |
1 |
1 |
1 |
0 |
Step 3: Write the circuit state table by using excitation table
Circuit state table for designing MOD 10 Synchronous Counter using T Flip-flop will be
QA |
QB |
QC |
QD |
QA+1 |
QB+1 |
QC+1 |
QD+1 |
TA |
TB |
TC |
TD |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
1 |
0 |
0 |
1 |
0 |
0 |
0 |
1 |
1 |
0 |
0 |
1 |
0 |
0 |
0 |
1 |
1 |
0 |
0 |
0 |
1 |
0 |
0 |
1 |
1 |
0 |
1 |
0 |
0 |
0 |
1 |
1 |
1 |
0 |
1 |
0 |
0 |
0 |
1 |
0 |
1 |
0 |
0 |
0 |
1 |
0 |
1 |
0 |
1 |
0 |
1 |
1 |
0 |
0 |
0 |
1 |
1 |
0 |
1 |
1 |
0 |
0 |
1 |
1 |
1 |
0 |
0 |
0 |
1 |
0 |
1 |
1 |
1 |
1 |
0 |
0 |
0 |
1 |
1 |
1 |
1 |
1 |
0 |
0 |
0 |
1 |
0 |
0 |
1 |
0 |
0 |
0 |
1 |
1 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
1 |
1 |
0 |
1 |
0 |
X |
X |
X |
X |
X |
X |
X |
X |
1 |
0 |
1 |
1 |
X |
X |
X |
X |
X |
X |
X |
X |
1 |
1 |
0 |
0 |
X |
X |
X |
X |
X |
X |
X |
X |
1 |
1 |
0 |
1 |
X |
X |
X |
X |
X |
X |
X |
X |
1 |
1 |
1 |
0 |
X |
X |
X |
X |
X |
X |
X |
X |
1 |
1 |
1 |
1 |
X |
X |
X |
X |
X |
X |
X |
X |
Step 4: Prepare K Map for each flip-flop input in terms of flip-flop outputs as the input variables
In this case inputs of the flip-flops are: TA, TB, TC & TD
K Map for TA :
K Map for TD :
Therefore, TD = 1
Step 5: Draw the circuit using flip-flops and other gates correspond to the minimized expressions
Circuit for MOD 10 or Decade Synchronous Counter using T Flip-flop:
In this way "MOD 10 Synchronous Counter using T Flip-flop" can be designed.
You may also like:
- REALIZATION OF BOOLEAN EXPRESSIONS AND LOGIC FUNCTIONS USING ONLY NOR GATES
- IMPLEMENTATION OF BOOLEAN EXPRESSION AND LOGIC FUNCTION USING ONLY NAND GATES
- Flip-flop Conversion – SR flip-flop to JK flip-flop
- Flip-flop Conversion – SR flip-flop to D flip-flop
- Flip-flop Conversion – JK flip-flop to D flip-flop
- Flip-flop Conversion – D flip-flop to SR flip-flop
- Flip-flop Conversion – JK flip-flop to SR flip-flop
- Flip-flop Conversion – JK flip-flop to T flip-flop
- Flip-flop Conversion – T flip-flop to D flip-flop
- Flip-flop Conversion – T flip-flop to SR flip-flop
- Flip flop Conversion – D flip-flop to T flip-flop
- Flip flop Conversion – SR flip-flop to T flip-flop
- Flip flop Conversion – T flip-flop to JK flip-flop
- Flip flop Conversion – D flip-flop to JK flip-flop
- 2-Input AND Gate using 2:1 Multiplexer - Basic Gates design using MUX
- 2-Input OR Gate using 2:1 Multiplexer - Basic Gates design using MUX
- 2-Input NAND Gate using 2:1 Multiplexer - Basic Gates design using MUX
- 2-Input NOR Gate using 2:1 Multiplexer - Basic Gates design using MUX
- 2-Input XOR Gate using 2:1 Multiplexer - Basic Gates design using MUX
- Implementation of Boolean Function using Multiplexer
Comments
Post a Comment